A specialized computer facility, designed to provide a highly interactive, graphics-oriented, multi-user environment for the high-speed reduction and analysis of experimental data, is currently Under construction at Lawrence Berkeley Laboratory. The major difficulties in achieving high-speed data analysis (CPU limitations and I/O band-width restrictions) are minimized with MIDAS by using multiple CPU's to parallel-process the data and by utilizing multiple I/O busses with intelligent controllers to permit parallel, asynchronous data transmission to external memory blocks, which then may be switched dynamically to any processor.
parallel, asynchronous data transmission to external memory blocks, which then may be switched dynamically to any processor.
For data reduction, MIDAS should provide a processing power of about one CDC 7600 per user. Software utilization of the parallel architecture will be relatively transparent to the user, with analysis codes written in Fortran. Prototype tests of this facility are scheduled for summer, 1981.
BACKGROUND
In 1979 a proposal was made to develop a specialized, multi-user computer facility which utilized a parallel processor architecture to achieve high-speed, interactive reduction and analysis of experimental data. Such a facility was intended to present users with an efficient and effective human-computer interface based on the following assumptions: 1. Data analysis is desirable, or at least a necessary evil. 2. Ultimately the slowest link in data analysis is the ability of an individual to comprehend the information contained in the data. 3. Visual input is the fastest information channel available to a person. 4. People are superior to computers in making both subjective decisions and intuitive correlations. 5. Computers are superior in performning calculations and in handling numerical information.
Data analysis problems are currently restricted to either of two environments: a large central computer system or a smaller and more dedicated computer system.
The former has the advantage of potentially high computational speed and large mass storage capacity, but is also typically a batch-oriented environment with limited, if any, interactive graphics capability. A large computer system typically permits limited user control of the hardware environment, requires significant permanent staffing, and generally yields slow job turn-around from an interactive perspective. Small computer systems, on the other hand, typically offer a highly developed interactive graphics capability and permit more flexible user control of the hardware environment. Unfortunately their slower calculational speed (a factor of 10) and more limited mass storage also tend to produce slow turnaround on a human time scale.
The goal of the original proposal was, therefore, to design an environment which permitted the user to interact with and guide the analysis process, and to optimize conditions in order to best utilize the user's time.
Because of the high level of interactive graphics required, the necessity of dealing with large data bases ( devices for which discs are not suitable. External bulk memory units are excellent for this purpose. Since memory will be utilized for data storage only (arrays, multi-dimensional histograms, etc.), it is far more cost effective to use memory external to the main computer.
The bulk memory unit should have two addressing modes, direct access and Direct Memory Incrementation (DMI).
The former mode gives standard read or write access to any memory location while DMI permits the automatic incrementation of the data at any location. This later capability is particularly useful in the creation of large multi-dimensional histogram arrays from analyzed data. As in the case of the disc controller, an MPC handling a bulk memory unit will be able to support up to 3 independent I/nl connections. Each connection may be either read, The detailed operation, requirements, and idiosyncrasies of each mass storage device are handled in its associated MPC. Changes in the operation of a mass storage device, the algorithms it utilizes for control, or even the type of device itself, may be made essentially without software or hardware modifications to any other system in the facility. The input and output of the MPC's are identical from the perspective of all other processors and the control of the units by the Primary is carried out at a very high level, requiring no detailed operational information. This structure greatly simplifies software control and I/O handling while permitting considerable flexibility in the control and handling of each mass storage device.
The Secondary Computer System
As indicated in part 1 of this section, the Primary Computer will not handle CPU-intensive requests. Thus when a user requests the analysis of data according to some specified criteria, the Primary Computer delegates this job to a Secondary Computer. This computer is a lower mid-range CPU with a dedicated disc drive. While it may utilize a multi-tasked operating system, its sole function is to handle the CPU intensive problems given it by the Primary. It communicates with, and is controlled by, the Primary Computer and, in turn, communicates with and controls a Multi-Processor Array (MPA), described in the next section.
Although the Secondary Computer is a general purpose CPU and is potentially capable of devoting all its resource to the solution of particular problem, it is in general too slow to be directly effective. Its normal function is thus to prepare the high-speed, parallel units of the MultiProcessor Array to handle the particular analysis problem specified by the user. Once the setup and initialization is complete, the Secondary Computer allows the data to flow into the parallel system and continuously monitors the processing of the data. Although the Secondary is not directly involved in the analysis or data transfer through the system, it can control all active elements of the Fig. 3 . Here, for the first time, all the architectural design elements, shown in Fig. 1 compared to processing on the current computers.
Phase 3 -Complete Facility
In this phase of development, shown in Fig. 4 , the full architectural structure, i ridic2ted in Fig. 1 , is realized.
Duplicates of the Distributed System completed in Phase 2 are now interfaced, in parallel, to the Primary Computer.
The configuration shown in Fig. 4 Primary rComputer and would depend on the current overall utilization of the facility and whatever operational guidelines it was given.
The Mass Storage System becomes fully operational in this development phase. As indicated in Fig. 4 , five intelligent controllers are potentially capable of handling 11 parallel, high-speed, asynchronous I/O data channels.
The programmable I/O Multiplexer is supporting 27 ports which may be dynamically interconnected under command of the Primary Computer. Two independent MPC's are devoted to data operations on disc. Together they support 6 disc-directed I/O channels. The MPC controlling the 8 Mbyte histogramming memory unit provides up to 3 independent I/fl channels to memory. Each of these channels is separately mapped into memory according to space requested.
With respect to hardware, Phase 3 is basically a production phase, extending the previously developed components. The design is completely modular and the exact number of parallel Distributed Systems installed and the maximum number of users supported depends completely on the processing needs, the available production capability, and, of course, the available funding. It is anticipated that Phase 3 will consist of a minimum of 3 and a maximum of 5 such systems. The expansion of the Primary Computer (in terms of memory and peripherals), the Interactive System, and the mass storage capacity is also modular and will be dictated by needs and funding levels. The completion of Phase 3 will provide a stable, fully operational, multi-user facility.
Phase 4, however, represents the development plans for further expansion of the facility and for increasing its capability, and is not necessary to its basic operation. It is, therefore, the least well specified of the four development stages. The major expansion requirements of Phase 4 are expected to be in the areas of mass storage and increased processing speeds. Table 2 indicates the mass storage capacity of the facility at each proposed stage of development. The designation general' in Table 2 refers to storage capacity which may be generally allocated to users by the Primary as required. The designation 'local' refers to those resources which are part of the Distributed System and are only allocatable within the System. As indicated in Table 2 Since it is not necessary that each Distributed System be identical, a single array processor could be added to only one MPA. This Distributed System would then be allocated by the Primary when a problem required it (or if it was the last available System). The addition of any such specialized processor impacts only the associated Secondary Computer. The Secondary is the only unit in the system which is required to understand and communicate with such a processor. The architecture described here provides a framework in which these goals appear achievable. The basic design was presented to and approved by a special workshop consisting of hardware and software representatives from various National l_aboratories, universities and private industry. The construction and development is planned in four stages, each leading to a viable and stable configuration, as well as serving to test certain basic architectural aspects.
The goal of high-speed data processing is achieved by utilizing multiple, high-level CPU's, operating asynchronously and in parallel on the data stream.
The transmission of data, or I/O throughput, is optimized by utilizing multiple I/O busses operating in parallel; by minimizing the actual movement of data; and by completely overlapping I/O and CPU operations. Both of these objectives are tested in the Phase 1 development. Phase 2 further enhances the processing and I/O capability of the prototype, develops a highly interactive user interface into the parallel structure, and expands the handling of mass data storage.
Phase 3 tests the modularity of the hardwa-,e and software construction by the addition of multiple copies of the Phase 2 Distributed System, each of which may operate independently, asynchronously and in parallel.
An important aspect of the project is, of course, to achieve the design objectives within a reasonable timeframe, with a reasonable amount of man-power, and at a reasonable cost. The completion of a working Phase 3 configuration (Fig. 4) is estimated to require 3 1/2 years and expected to utilize a total of approximately 20 manyears of hardware and software effort.
The total estimated equipment costs for each stage of development are shown in Table 3 . It is hoped that the Phase 2 model will provide a processing throughput, for the analysis of structured data (see Table 1 ), roughly equivalent to a CDC 7600. Phase 3 will provide up to 5 times this capability. The greatest potential of the MIDAS design lies in its modularity and, as discussed under Phase 4, the ability to easily incorporate and utilize the new products of continually advancing technology.
It is the design's inherent flexibility that permits it to be adapted to changing needs and changing technology and holds significant future potential. 
